This website requires JavaScript.
Explore
Help
Sign in
sync
/
ports
Watch
1
Star
0
Fork
You've already forked ports
0
mirror of
https://git.freebsd.org/ports.git
synced
2025-06-30 09:00:33 -04:00
Code
Issues
Projects
Releases
Packages
Wiki
Activity
Actions
c4b48e47cc
ports
/
cad
/
iverilog
History
Ying-Chieh Liao
d64d4c06fc
pass maintainership to keichii
2001-05-18 16:01:46 +00:00
..
distinfo
add iverilog, a Verilog simulation and synthesis tool
2001-02-13 11:02:15 +00:00
Makefile
pass maintainership to keichii
2001-05-18 16:01:46 +00:00
pkg-comment
add iverilog, a Verilog simulation and synthesis tool
2001-02-13 11:02:15 +00:00
pkg-descr
add iverilog, a Verilog simulation and synthesis tool
2001-02-13 11:02:15 +00:00
pkg-plist
add iverilog, a Verilog simulation and synthesis tool
2001-02-13 11:02:15 +00:00