ports/cad/opentimer/files/test.txt

5 lines
110 B
Text

cd example/simple
read_celllib osu018_stdcells.lib
read_verilog simple.v
read_sdc simple.sdc
report_timing