mirror of
https://git.freebsd.org/ports.git
synced 2025-07-17 09:19:15 -04:00
New port: cad/qrouter: Tool to generate metal layers and vias
This commit is contained in:
parent
1359966d09
commit
c9f070300b
Notes:
svn2git
2021-03-31 03:12:20 +00:00
svn path=/head/; revision=528683
4 changed files with 41 additions and 0 deletions
|
@ -92,6 +92,7 @@
|
|||
SUBDIR += qcad
|
||||
SUBDIR += qelectrotech
|
||||
SUBDIR += qmls
|
||||
SUBDIR += qrouter
|
||||
SUBDIR += repsnapper
|
||||
SUBDIR += rubygem-gdsii
|
||||
SUBDIR += scotch
|
||||
|
|
29
cad/qrouter/Makefile
Normal file
29
cad/qrouter/Makefile
Normal file
|
@ -0,0 +1,29 @@
|
|||
# $FreeBSD$
|
||||
|
||||
PORTNAME= qrouter
|
||||
DISTVERSION= 1.4.81
|
||||
CATEGORIES= cad
|
||||
MASTER_SITES= http://opencircuitdesign.com/${PORTNAME}/archive/
|
||||
|
||||
MAINTAINER= yuri@FreeBSD.org
|
||||
COMMENT= Tool to generate metal layers and vias
|
||||
|
||||
LICENSE= GPLv2
|
||||
LICENSE_FILE= ${WRKSRC}/COPYRIGHT
|
||||
|
||||
BUILD_DEPENDS= tk87>0:x11-toolkits/tk87 \
|
||||
tcl87>0:lang/tcl87
|
||||
|
||||
USES= gmake localbase tar:tgz xorg
|
||||
USE_XORG= xt
|
||||
|
||||
GNU_CONFIGURE= yes
|
||||
|
||||
CFLAGS+= -I${LOCALBASE}/include/tk8.7 -I${LOCALBASE}/include/tcl8.7
|
||||
|
||||
PLIST_FILES= bin/${PORTNAME}
|
||||
|
||||
post-stage:
|
||||
@${STRIP_CMD} ${STAGEDIR}${PREFIX}/bin/${PORTNAME}
|
||||
|
||||
.include <bsd.port.mk>
|
3
cad/qrouter/distinfo
Normal file
3
cad/qrouter/distinfo
Normal file
|
@ -0,0 +1,3 @@
|
|||
TIMESTAMP = 1584589818
|
||||
SHA256 (qrouter-1.4.81.tgz) = d18ed1d0da450aa2ff18f1f9e31597f2645295f736424c671288ad66f4e5dac7
|
||||
SIZE (qrouter-1.4.81.tgz) = 326744
|
8
cad/qrouter/pkg-descr
Normal file
8
cad/qrouter/pkg-descr
Normal file
|
@ -0,0 +1,8 @@
|
|||
Qrouter is a tool to generate metal layers and vias to physically connect
|
||||
together a netlist in a VLSI fabrication technology. It is a maze router,
|
||||
otherwise known as an "over-the-cell" router or "sea-of-gates" router. That is,
|
||||
unlike a channel router, it begins with a description of placed standard cells,
|
||||
usually packed together at minimum spacing, and places metal routes over the
|
||||
standard cells.
|
||||
|
||||
WWW: http://opencircuitdesign.com/netgen/
|
Loading…
Add table
Reference in a new issue