sync/ports
1
0
Fork 0
mirror of https://git.freebsd.org/ports.git synced 2025-07-18 17:59:20 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

cad/verilator: update 5.028 → 5.030

Browse source 
Reported by:	portscout
This commit is contained in:
Yuri Victorovich 2024-10-28 12:05:54 -07:00
parent 76fdd5279c
commit c6b7113060
2 changed files with 7 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
cad/verilator/Makefile
View file

@ -1,11 +1,12 @@
PORTNAME= verilator
DISTVERSIONPREFIX= v
DISTVERSION= 5.028
DISTVERSION= 5.030
CATEGORIES= cad
MAINTAINER= yuri@FreeBSD.org
COMMENT= Synthesizable Verilog to C++ compiler
WWW= https://www.veripool.org/projects/verilator/wiki/Intro
WWW= https://www.veripool.org/verilator/ \
https://github.com/verilator/verilator
LICENSE= GPLv3
LICENSE_FILE= ${WRKSRC}/LICENSE
@ -64,7 +65,7 @@ pre-configure:
autoconf
post-install:
@${STRIP_CMD} ${STAGEDIR}${PREFIX}/share/verilator/bin/verilator_bin
@${STRIP_CMD} ${STAGEDIR}${PREFIX}/bin/verilator_bin
post-install-INSTALL_DBG_EXECUTABLES-on:
@${STRIP_CMD} \

6
cad/verilator/distinfo
View file

@ -1,3 +1,3 @@
TIMESTAMP = 1724606521
SHA256 (verilator-verilator-v5.028_GH0.tar.gz) = 02d4b6f34754b46a97cfd70f5fcbc9b730bd1f0a24c3fc37223397778fcb142c
SIZE (verilator-verilator-v5.028_GH0.tar.gz) = 32547892
TIMESTAMP = 1730089848
SHA256 (verilator-verilator-v5.030_GH0.tar.gz) = b9e7e97257ca3825fcc75acbed792b03c3ec411d6808ad209d20917705407eac
SIZE (verilator-verilator-v5.030_GH0.tar.gz) = 32546625