sync/ports
1
0
Fork 0
mirror of https://git.freebsd.org/ports.git synced 2025-07-18 01:39:16 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

devel/llvm13: update to 13.0.1

Browse source 
Disable FLANG on armv6 and armv7. It's not 32-bit clean and many
systems lack the RAM to build it natively.

Disable LLDB on riscv64, there is no riscv64 support. [0]

PR:		261374 [0]
MFH:		2022Q1
This commit is contained in:
Brooks Davis 2022-02-08 00:32:27 +00:00
parent 82b1aa75cb
commit b00578b9b2
3 changed files with 9 additions and 17 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

9
devel/llvm13/Makefile
View file

@ -1,6 +1,6 @@
PORTNAME= llvm PORTNAME= llvm
DISTVERSION= 13.0.0 DISTVERSION= 13.0.1
PORTREVISION= 3 PORTREVISION= 0
CATEGORIES= devel lang CATEGORIES= devel lang
MASTER_SITES= https://github.com/llvm/llvm-project/releases/download/llvmorg-${DISTVERSION:S/rc/-rc/}/ \ MASTER_SITES= https://github.com/llvm/llvm-project/releases/download/llvmorg-${DISTVERSION:S/rc/-rc/}/ \
https://${PRE_}releases.llvm.org/${LLVM_RELEASE}/${RCDIR} https://${PRE_}releases.llvm.org/${LLVM_RELEASE}/${RCDIR}
@ -99,9 +99,12 @@ OPTIONS_DEFAULT_powerpc64= ${OPTIONS_DEFAULT_powerpc64_${OSREL:R}} OPENMP
OPTIONS_DEFAULT_powerpc64_13= GOLD OPTIONS_DEFAULT_powerpc64_13= GOLD
OPTIONS_DEFAULT_powerpc64_14= GOLD OPTIONS_DEFAULT_powerpc64_14= GOLD
OPTIONS_DEFAULT_powerpc64le= GOLD OPENMP OPTIONS_DEFAULT_powerpc64le= GOLD OPENMP
OPTIONS_DEFAULT_riscv64= OPENMP
OPTIONS_EXCLUDE_armv6= FLANG
OPTIONS_EXCLUDE_armv7= FLANG
OPTIONS_EXCLUDE_i386= FLANG OPTIONS_EXCLUDE_i386= FLANG
OPTIONS_EXCLUDE_powerpc= FLANG OPTIONS_EXCLUDE_powerpc= FLANG
OPTIONS_DEFAULT_riscv64= OPENMP OPTIONS_EXCLUDE_riscv64= LLDB
OPTIONS_SINGLE= BACKENDS OPTIONS_SINGLE= BACKENDS
OPTIONS_SINGLE_BACKENDS=BE_FREEBSD BE_NATIVE BE_STANDARD OPTIONS_SINGLE_BACKENDS=BE_FREEBSD BE_NATIVE BE_STANDARD
OPTIONS_SUB= yes OPTIONS_SUB= yes

6
devel/llvm13/distinfo
View file

@ -1,3 +1,3 @@
TIMESTAMP = 1633622801 TIMESTAMP = 1644266911
SHA256 (llvm-project-13.0.0.src.tar.xz) = 6075ad30f1ac0e15f07c1bf062c1e1268c241d674f11bd32cdf0e040c71f2bf3 SHA256 (llvm-project-13.0.1.src.tar.xz) = 326335a830f2e32d06d0a36393b5455d17dc73e0bd1211065227ee014f92cbf8
SIZE (llvm-project-13.0.0.src.tar.xz) = 97577404 SIZE (llvm-project-13.0.1.src.tar.xz) = 97584928

11
devel/llvm13/files/patch-llvm_lib_Target_X86_X86InstrSystem.td
View file

@ -1,11 +0,0 @@
--- llvm/lib/Target/X86/X86InstrSystem.td.orig
+++ llvm/lib/Target/X86/X86InstrSystem.td
@@ -585,7 +585,7 @@
//===----------------------------------------------------------------------===//
// VIA PadLock crypto instructions
let Defs = [RAX, RDI], Uses = [RDX, RDI], SchedRW = [WriteSystem] in
- def XSTORE : I<0xa7, MRM_C0, (outs), (ins), "xstore", []>, TB, REP;
+ def XSTORE : I<0xa7, MRM_C0, (outs), (ins), "xstore", []>, TB;
def : InstAlias<"xstorerng", (XSTORE)>;