sync/ports
1
0
Fork 0
mirror of https://git.freebsd.org/ports.git synced 2025-07-17 17:29:23 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

sysutils/zidrav: fix endianness on mips*el*, powerpcspe

Browse source 
Differential Revision: https://reviews.freebsd.org/D42068
This commit is contained in:
Dirk Meyer 2024-02-08 17:13:56 +01:00
parent 326016f74e
commit 91f291c6c8
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
sysutils/zidrav/Makefile
View file

@ -1,6 +1,6 @@
PORTNAME= zidrav PORTNAME= zidrav
PORTVERSION= 1.2.0 PORTVERSION= 1.2.0
PORTREVISION= 3 PORTREVISION= 4
CATEGORIES= sysutils CATEGORIES= sysutils
MASTER_SITES= SF/${PORTNAME}/${PORTNAME}4unix/${PORTVERSION} MASTER_SITES= SF/${PORTNAME}/${PORTNAME}4unix/${PORTVERSION}
DISTNAME= zidrav4unix-${PORTVERSION} DISTNAME= zidrav4unix-${PORTVERSION}
@ -28,7 +28,7 @@ CFLAGS+= -Dcrc32_type=long
CFLAGS+= -Dcrc32_type=int CFLAGS+= -Dcrc32_type=int
.endif .endif
.if ! empty(ARCH:Mmips*) || ${ARCH} == powerpc || ${ARCH} == powerpc64 .if ${ARCH} == mips || ${ARCH} == mipshf || ${ARCH} == mipsn32 || ${ARCH} == mips64 || ${ARCH} == mips64hf || ${ARCH} == powerpc || ${ARCH} == powerpcspe || ${ARCH} == powerpc64
CFLAGS+= -DCPU_BIGENDIAN CFLAGS+= -DCPU_BIGENDIAN
.endif .endif